



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

| APPLICATION NO. | F | ILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. |
|-----------------|--------|-------------|----------------------|--------------------------|------------------|
| 10/029,547 | | 12/21/2001 | Alok Jain | 15448-0505 | 4676 |
| 29989 | 7590 | 08/10/2005 | | EXAM | INER |
| | | MO TRUONG & | JONES, HUGH M | | |
| 2055 GATE | WAY PL | ACE | | L | |
| SUITE 550 | | | | ART UNIT | PAPER NUMBER |
| SAN JOSE, | CA 951 | 10 | | 2128 | |
| | | | | DATE MAIL ED: 08/10/2004 | • |

Please find below and/or attached an Office communication concerning this application or proceeding.

| 7 | Application No. | I A and the second of the seco | | | |
|--|--|--|--|--|--|
| · · | Application No. | Applicant(s) | | | |
| Office Action Summary | 10/029,547 | JAIN ET AL. | | | |
| Office Action Summary | Examiner | Art Unit | | | |
| The MAILING DATE of this communication | Hugh Jones | 2128 | | | |
| Period for Reply | appears on the cover sheet wi | un the correspondence address | | | |
| A SHORTENED STATUTORY PERIOD FOR REI THE MAILING DATE OF THIS COMMUNICATIO - Extensions of time may be available under the provisions of 37 CFR after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a - If NO period for reply is specified above, the maximum statutory per - Failure to reply within the set or extended period for reply will, by sta Any reply received by the Office later than three months after the may earned patent term adjustment. See 37 CFR 1.704(b). | N. 1.136(a). In no event, however, may a r reply within the statutory minimum of thirt iod will apply and will expire SIX (6) MON tute, cause the application to become AB | eply be timely filed y (30) days will be considered timely. ITHS from the mailing date of this communication. ANDONED (35 U.S.C. § 133). | | | |
| Status | | | | | |
| 1) Responsive to communication(s) filed on 21 | December 2001. | · | | | |
| 2a) This action is FINAL . 2b) This action is non-final. | | | | | |
| 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is | | | | | |
| closed in accordance with the practice unde | er <i>Ex par</i> te Quayle, 1935 C.D | . 11, 453 O.G. 213. | | | |
| Disposition of Claims | | | | | |
| 4)⊠ Claim(s) <u>1-39</u> is/are pending in the applicati | on. | · | | | |
| 4a) Of the above claim(s) is/are without | | | | | |
| 5) Claim(s) is/are allowed. | | | | | |
| 6)⊠ Claim(s) <u>1-39</u> is/are rejected. | | | | | |
| 7) Claim(s) is/are objected to. | | | | | |
| 8) Claim(s) are subject to restriction and | d/or election requirement. | | | | |
| Application Papers | | | | | |
| 9)☐ The specification is objected to by the Exam | iner. | | | | |
| 10)⊠ The drawing(s) filed on <u>21 December 2001</u> i | s/are: a)⊠ accepted or b)□ | objected to by the Examiner. | | | |
| Applicant may not request that any objection to t | he drawing(s) be held in abeyan | ice. See 37 CFR 1.85(a). | | | |
| Replacement drawing sheet(s) including the corr | | • | | | |
| 11)☐ The oath or declaration is objected to by the | Examiner. Note the attached | Office Action or form PTO-152. | | | |
| Priority under 35 U.S.C. § 119 | | | | | |
| 12)☐ Acknowledgment is made of a claim for fore | ign priority under 35 U.S.C. § | 119(a)-(d) or (f). | | | |
| a) ☐ All b) ☐ Some * c) ☐ None of: | | | | | |
| Certified copies of the priority docume | | | | | |
| 2. Certified copies of the priority documents have been received in Application No | | | | | |
| 3. Copies of the certified copies of the p | | received in this National Stage | | | |
| application from the International Bure | | | | | |
| * See the attached detailed Office action for a l | iscordine cerdined copies not | receiveu. | | | |
| | · | | | | |
| Attachment(s) | | | | | |
| 1) Notice of References Cited (PTO-892) | | ummary (PTO-413) | | | |
| 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/ | Paper No(s | s)/Mail Date Informal Patent Application (PTO-152) | | | |
| Paper No(s)/Mail Date 3/11/2002 | 6) Other: | , | | | |
| J.S. Patent and Trademark Office PTOL-326 (Rev. 1-04) Office | Action Summary | Part of Paper No./Mail Date 07282005 | | | |

Application/Control Number: 10/029,547 Page 2

Art Unit: 2128

DETAILED ACTION

1. Claims 1-39 of U. S. Application 10/029,547 filed 12/21/2001, are presented for examination.

Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. The factual inquiries set forth in *Graham* v. *John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:
 - 1. Determining the scope and contents of the prior art.
 - 2. Ascertaining the differences between the prior art and the claims at issue.
 - 3. Resolving the level of ordinary skill in the pertinent art.
 - 4. Considering objective evidence present in the application indicating obviousness or nonobviousness.
- 4. Claims 1-39 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kramer ("K") in view of Allred ("A").
- 5. Kramer discloses that FETs can be used as memory cells (# 10, fig. 2), including their use in memory arrays (# 42, fig. 4).
- 6. Kramer does not disclose functional abstraction of the memory array.
- 7. Allred discloses functional abstraction of FET circuits (specifics provided below).
- 8. It would have been obvious to one of ordinary skill in the art at the time of the invention to modify the Kramer disclosure with the Allred teaching for the following

Art Unit: 2128

reasons. It is cheaper and more efficient to model circuits before manufacturing them in order to avoid faulty circuit design; Allred disclose (col. 1) that functional abstraction is used to model FET circuits.

9. Specifically, the applied art discloses:

A computer implemented method for functionally abstracting a memory column, comprising

identifying, in a description of a circuit, at least one column of n memory cells, where n is an integer greater than 1 (K: FET is a memory cell - fig. 2, fig. 4 #42 memory structure is an array of columns of memory cells; A: col. 1 – functional abstraction, col. 6, line 66 to col. 7, line 52 functional abstraction and replacing multiple parallel connected FETs with a single FET);

representing said column of n memory cells as a single-memory-cell column comprising a single representative memory cell (K: FET is a memory cell - fig. 2, fig. 4 #42 memory structure is an array of columns of memory cells; A: col. 1 – functional abstraction, col. 6, line 66 to col. 7, line 52 functional abstraction and replacing multiple parallel connected FETs with a single FET);

abstracting at least a portion of said single-memory-cell column to derive a logic-level representation for said representative memory cell (K: FET is a memory cell - fig. 2, fig. 4 #42 memory structure is an array of columns of memory cells; A: col. 1 – functional abstraction, col. 6, line 66 to col. 7, line 52 functional abstraction and replacing multiple parallel connected FETs with a single FET); and

generating one or more additional instances of said logic-level representation to

derive an abstracted memory column comprising a plurality of instances of said logic-level representation (K: FET is a memory cell - fig. 2, fig. 4 #42 memory structure is an array of columns of memory cells; A: col. 1 – functional abstraction, col. 6, line 66 to col. 7, line 52 functional abstraction and replacing multiple parallel connected FETs with a single FET).

wherein said logic-level representation comprises a latch (K: FET is a memory cell - fig. 2, fig. 4 #42 memory structure is an array of columns of memory cells; A: col. 1 – functional abstraction, col. 6, line 66 to col. 7, line 52 functional abstraction and replacing multiple parallel connected FETs with a single FET).

wherein generating one or more additional instances comprises:

generating n-l additional instances of said logic-level representation to derive an

abstracted memory column comprising n instances of said logic-level representation (K:

FET is a memory cell - fig. 2, fig. 4 #42 memory structure is an array of columns of

memory cells; A: col. 1 – functional abstraction, col. 6, line 66 to col. 7, line 52 functional

abstraction and replacing multiple parallel connected FETs with a single FET).

deriving a gate-level representation for said representative memory cell (K: FET is a memory cell - fig. 2, fig. 4 #42 memory structure is an array of columns of memory cells; A: col. 1 – functional abstraction, col. 6, line 66 to col. 7, line 52 functional abstraction and replacing multiple parallel connected FETs with a single FET); and

abstracting a latch from at least a portion of said gate-level representation (K: FET is a memory cell - fig. 2, fig. 4 #42 memory structure is an array of columns of

memory cells; A: col. 1 – functional abstraction, col. 6, line 66 to col. 7, line 52 functional abstraction and replacing multiple parallel connected FETs with a single FET).

applying symbolic analysis to a transistor level description of said representative memory cell (K: FET is a memory cell - fig. 2, fig. 4 #42 memory structure is an array of columns of memory cells; A: col. 1 – functional abstraction, col. 6, line 66 to col. 7, line 52 functional abstraction and replacing multiple parallel connected FETs with a single FET).

verifying that all of said n memory cells are substantially identical in structure relative to each other (K: FET is a memory cell - fig. 2, fig. 4 #42 memory structure is an array of columns of memory cells; A: col. 1 – functional abstraction, col. 6, line 66 to col. 7, line 52 functional abstraction and replacing multiple parallel connected FETs with a single FET).

selecting one of said n memory cells to be said representative memory cell (K: FET is a memory cell - fig. 2, fig. 4 #42 memory structure is an array of columns of memory cells; A: col. 1 – functional abstraction, col. 6, line 66 to col. 7, line 52 functional abstraction and replacing multiple parallel connected FETs with a single FET).

removing all of said n memory cells except for said representative memory cell from said column (K: FET is a memory cell - fig. 2, fig. 4 #42 memory structure is an array of columns of memory cells; A: col. 1 – functional abstraction, col. 6, line 66 to col. 7, line 52 functional abstraction and replacing multiple parallel connected FETs with a single FET).

wherein said representative memory cell is initially coupled to a particular select line (K: FET is a memory cell - fig. 2, fig. 4 #42 memory structure is an array of columns of memory cells; A: col. 1 – functional abstraction, col. 6, line 66 to col. 7, line 52 functional abstraction and replacing multiple parallel connected FETs with a single FET), and wherein representing said column of n memory cells as a single-memory cell column comprises;

decoupling said representative memory cell from said particular select line (K: FET is a memory cell - fig. 2, fig. 4 #42 memory structure is an array of columns of memory cells; A: col. 1 – functional abstraction, col. 6, line 66 to col. 7, line 52 functional abstraction and replacing multiple parallel connected FETs with a single FET).

coupling said logic-level representation of said representative memory cell to said particular select line (K: FET is a memory cell - fig. 2, fig. 4 #42 memory structure is an array of columns of memory cells; A: col. 1 – functional abstraction, col. 6, line 66 to col. 7, line 52 functional abstraction and replacing multiple parallel connected FETs with a single FET).

generating one or more additional instances of said logic-level representation (K: FET is a memory cell - fig. 2, fig. 4 #42 memory structure is an array of columns of memory cells; A: col. 1 – functional abstraction, col. 6, line 66 to col. 7, line 52 functional abstraction and replacing multiple parallel connected FETs with a single FET); and for each additional instance generated, coupling that instance to a distinct select making an explicit assumption that selection of each select line is mutually exclusive relative to all other select lines (K: FET is a memory cell - fig. 2, fig. 4 #42 memory structure is an

Art Unit: 2128

array of columns of memory cells; A: col. 1 – functional abstraction, col. 6, line 66 to col. 7, line 52 functional abstraction and replacing multiple parallel connected FETs with a single FET).

wherein said abstracted memory column is cycle ready (K: FET is a memory cell - fig. 2, fig. 4 #42 memory structure is an array of columns of memory cells; A: col. 1 – functional abstraction, col. 6, line 66 to col. 7, line 52 functional abstraction and replacing multiple parallel connected FETs with a single FET).

10. Any inquiry concerning this communication or earlier communications from the examiner should be:

directed to: Dr. Hugh Jones telephone number (571) 272-3781,

Monday-Thursday 0830 to 0700 ET,

or

the examiner's supervisor, Jean Homere, telephone number (571) 272-3780. Any inquiry of a general nature or relating to the status of this application should be directed to the Group receptionist, telephone number (703) 305-3900.

mailed to:

Commissioner of Patents and Trademarks

Washington, D.C. 20231

or faxed to:

(703) 308-9051 (for formal communications intended for entry)

or (703) 308-1396 (for informal or draft communications, please label *PROPOSED* or *DRAFT*).

Dr. Hugh Jones

Primary Patent Examiner

Application/Control Number: 10/029,547

Art Unit: 2128

July 23, 2005

PRIMARY PARENT ENTER 2100

Page 8